IRFP240 - Intersil Corporation

4-317

File Number

2087.4

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

IRFP240

20A, 200V, 0.180 Ohm, N-Channel Power

MOSFET

This N-Channel enhancement mode silicon gate power ﬁeld

effect transistor is an advanced power MOSFET designed,

tested, and guaranteed to withstand a speciﬁed level of

energy in the breakdown avalanche mode of operation. All of

these power MOSFETs are designed for applications such

as switching regulators, switching convertors, motor drivers,

relay drivers, and drivers for high power bipolar switching

transistors requiring high speed and low gate drive power.

These types can be operated directly from integrated

circuits.

Formerly developmental type TA17422.

Features

• 20A, 200V

•r

DS(ON) = 0.180Ω

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

Components to PC Boards”

Symbol

Packaging

JEDEC STYLE TO-247

Ordering Information

PART NUMBER PACKAGE BRAND

IRFP240 TO-247 IRFP240

NOTE: When ordering, include the entire part number.

SOURCE

DRAIN

(FLANGE)

GATE

Data Sheet July 1999

4-318

Absolute Maximum Ratings TC = 25oC, Unless Otherwise Speciﬁed

IRFP240 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VDS 200 V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VDGR 200 V

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID20 A

TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 A

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IDM 80 A

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .VGS ±20 V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .PD150 W

Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .EAS 510 mJ

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

STG -55 to 150 oC

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TL

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

pkg 300

260

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe

device at these or any other conditions above those indicated in the operational sections of this speciﬁcation is not implied.

NOTE:

1. TJ= 25oC to 125oC.

Electrical Speciﬁcations TC = 25oC, Unless Otherwise Speciﬁed

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BVDSS VGS = 0V, ID = 250µA (Figure 10) 200 - - V

Gate to Threshold Voltage VGS(TH) VGS = VDS, ID = 250µA 2.0 - 4.0 V

Zero-Gate Voltage Drain Current IDSS VDS = Rated BVDSS, VGS = 0V - - 25 µA

VDS = 0.8 x Rated BVDSS, VGS = 0V, TJ = 125oC - - 250 µA

On-State Drain Current (Note 2) ID(ON) VDS > ID(ON) x rDS(ON)MAX, VGS = 11V (Figure 7) 20 - - A

Gate to Source Leakage IGSS VGS = ±20V - - ±100 nA

DraintoSourceOnResistance(Note2) rDS(ON) VGS = 10V, ID = 10A (Figures 8, 9) - 0.14 0.18 Ω

Forward Transconductance (Note 2) gfs VDS ≥10V, ID = 11A 6.7 11 - S

Turn-On Delay Time td(ON) VDD = 100V, ID≈ 18A, RGS = 9.1Ω, VGS = 10V,

RL = 5.4Ω

MOSFET Switching Times are Essentially

Independent of Operating Temperature

-1421ns

Rise Time tr-5177ns

Turn-Off Delay Time td(OFF) -4568ns

Fall Time tf-3654ns

Total Gate Charge

(Gate to Source + Gate to Drain) Qg(TOT) VGS = 10V, ID = 18A, VDS = 0.8 x Rated BVDSS,

IG(REF) = 1.5mA (Figure 14)

Gate Charge is Essentially Independent of

Operating Temperature

-4360nC

Gate to Source Charge Qgs -10 - nC

Gate to Drain “Miller” Charge Qgd -32 - nC

Input Capacitance CISS VGS = 0V, VDS = 25V, f = 1.0MHz (Figure 11) - 1275 - pF

Output Capacitance COSS - 500 - pF

Reverse Transfer Capacitance CRSS - 160 - pF

Internal Drain Inductance LDMeasured between the

Contact Screw on

Header that is Closer to

Source and Gate Pins

and Center of Die

Modified MOSFET

Symbol Showing the

Internal Devices

Inductances

- 5.0 - nH

Internal Source Inductance LSMeasured from the

Source Lead, 6mm

(0.25in) from Header to

Source Bonding Pad

- 12.5 - nH

Junction to Case RθJC - - 0.83 oC/W

Junction to Ambient RθJA Free Air Operation - - 30 oC/W

IRFP240

4-319

Source to Drain Diode Speciﬁcations

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current ISD Modified MOSFET

Symbol Showing the

Integral Reverse P-N

Junction Diode

- - 20 A

Pulse Source to Drain Current (Note 3) ISDM - - 80 A

Source to Drain Diode Voltage (Note 2) VSD TJ = 25oC, ISD = 18A, VGS = 0V (Figure 13) - - 2.0 V

Reverse Recovery Time trr TJ = 25oC, ISD = 18A, dISD/dt = 100A/µs 120 250 530 ns

Reverse Recovered Charge QRR TJ = 25oC, ISD = 18A, dISD/dt = 100A/µs 1.3 2.6 5.6 µC

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD = 50V, starting TJ = 25oC, L = 1.9mH, RGS = 50Ω, peak IAS = 20A.

Typical Performance Curves

Unless Otherwise Speciﬁed

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

0 50 100 150

TC, CASE TEMPERATURE (oC)

POWER DISSIPATION MULTIPLIER

0.2

0.4

0.6

0.8

1.0

1.2

TC, CASE TEMPERATURE (oC)

50 75 10025 150

ID, DRAIN CURRENT (A)

125

ZθJC, NORMALIZED TRANSIENT

0.1

10-2

10-5 10-4 10-3 0.1 1 10

t1, RECTANGULAR PULSE DURATION (s)

10-3

DUTY FACTOR: D = t1/t2

PDM

NOTES:

PEAK TJ= PDM x ZθJC x RθJC + TC

SINGLE PULSE

THERMAL IMPEDANCE

0.02

0.5

0.1

0.2

0.05

0.01

IRFP240

4-320

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE GATE

VOLTAGE AND DRAIN CURRENT

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves

Unless Otherwise Speciﬁed (Continued)

100

11010

0.1

ID, DRAIN CURRENT (A)

VDS, DRAIN TO SOURCE VOLTAGE (V) 103

1000

10µs

100µs

1ms

10ms

TJ = MAX RATED

SINGLE PULSE

TC = 25oCDC

OPERATION IN THIS

REGION IS LIMITED

BY rDS(ON)

VDS, DRAIN TO SOURCE VOLTAGE (V)

20 40 60 800 100

ID, DRAIN CURRENT (A)

VGS = 7V

VGS = 5V

VGS = 6V

VGS = 4V

PULSE DURATION = 80µs

VGS = 8V

VGS = 10V DUTY CYCLE = 0.5% MAX

VDS, DRAIN TO SOURCE VOLTAGE (V)

123405

ID, DRAIN CURRENT (A)

VGS = 10V

VGS = 5V

VGS = 6V

VGS = 4V

VGS = 7V

VGS = 8V

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

ID, DRAIN CURRENT (A)

VGS, GATE TO SOURCE VOLTAGE (V)

100

0.1 0246810

TJ = 150oCTJ = 25oC

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

VDS ≥50V

ID, DRAIN CURRENT (A)

15 30 45075

1.5

1.2

0.9

0.6

rDS(ON), DRAIN TO SOURCE

VGS = 20V

0.3

VGS = 10V

ON RESISTANCE (Ω)

PULSE DURATION = 2µs

DUTY CYCLE = 0.5% MAX

3.0

1.8

0.6

80-60

TJ, JUNCTION TEMPERATURE (oC)

NORMALIZED DRAIN TO SOURCE

2.4

1.2

060 120

ON RESISTANCE

-20-40 20 40 100 140 160

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

ID = 10A, VGS = 10V

IRFP240

4-321

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Typical Performance Curves

Unless Otherwise Speciﬁed (Continued)

1.25

1.05

0.85

60-60 TJ, JUNCTION TEMPERATURE (oC)

NORMALIZED DRAIN TO SOURCE

1.15

0.95

0.75 -20 20 100

BREAKDOWN

0-40 40 80 120 140

ID = 250µA

160 1 2 10 20 50 100

C, CAPACITANCE (pF)

VDS, DRAIN TO SOURCE VOLTAGE (V)

3000

2400

1800

1200

600

CRSS

CISS

COSS

VGS = 0V, f = 1MHz

CISS = CGS + CGD

CRSS = CGD

COSS ≈ CDS + CGD

ID, DRAIN CURRENT (A)

6121824030

gfs, TRANSCONDUCTANCE (S)

TJ = 150oC

TJ = 25oC

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

ISD, SOURCE TO DRAIN CURRENT (A)

VSD, SOURCE TO DRAIN VOLTAGE (V)

100

0.10 0.4 0.8 1.2 1.6 2.0

TJ = 25oC

TJ = 150oC

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

Qg, GATE CHARGE (nC)

12 24 36 48060

VGS, GATE TO SOURCE VOLTAGE (V)

VDS = 160V

ID = 18A

VDS = 100V

VDS = 40V

IRFP240

4-322

Test Circuits and Waveforms

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

VGS

0.01Ω

IAS

VDS

VDD

DUT

VARY tP TO OBTAIN

REQUIRED PEAK IAS

VDD

VDS

BVDSS

IAS

tAV

VGS

DUT

-VDD

tON

td(ON)

90%

10%

VDS 90%

10%

td(OFF)

tOFF

90%

50%

10% PULSE WIDTH

VGS

0.3µF

12V

BATTERY 50kΩ

VDS

DUT

IG(REF)

(ISOLATED

VDS

0.2µF

CURRENT

REGULATOR

ID CURRENT

SAMPLING

IG CURRENT

SAMPLING

SUPPLY)

RESISTOR RESISTOR

SAME TYPE

AS DUT

Qg(TOT)

Qgd

Qgs

VDS

VGS

VDD

IG(REF)

IRFP240

4-323

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certiﬁcation.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-

out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and

reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result

from its use. No license is gr anted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see w eb site http://www.intersil.com

Sales Ofﬁce Headquarters

NORTH AMERICA

Intersil Corporation

P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902

TEL: (407) 724-7000

FAX: (407) 724-7240

EUROPE

Intersil SA

Mercure Center

100, Rue de la Fusee

1130 Brussels, Belgium

TEL: (32) 2.724.2111

FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.

7F-6, No. 101 Fu Hsing North Road

Taipei, Taiwan

Republic of China

TEL: (886) 2 2716 9310

FAX: (886) 2 2715 3029

IRFP240